KEYWORDS: Field programmable gate arrays, Image processing, Digital filtering, Image filtering, Real time image processing, Digital signal processing, Parallel computing
FPGA is popular for real time image process attributed to its flexibility and parallelism. In this paper, a parallel fast median filtering algorithm is implemented by FPGA. The times of comparison can be reduced by half compared to the bubble sort method. To keep more border information of image, an efficient implement of border management is proposed in detail. Meanwhile, a speed up method presented is more effective in the real-time application. The proposed method shows good performance in eliminating noise. The low resource consuming and the low latency is meaningful for real time image processing application.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.