A semiconductor device can pass functionality test in the factory, but later fail in the field due to its extensive use over time or beyond specifications. There are various physical and electrical mechanisms that can contribute to this failure. One such mechanism is the backend time-dependent-dielectric-breakdown (TDDB), where the insulating dielectric becomes conductive due to extensive exposure to electric field.
Backend TDDB is commonly discussed in the foundry design rule manuals, where users may find recommended values on the maximum allowable metal and via usage for specific reliability requirement. However, they are rarely turned into checkable rules because of various practical issues. In this paper, we first investigate what these practical issues are. Specifically, we will discuss
- device usage: the actual mission profile of how long and how hard a chip is operated;
- circuit operation: voltage amplitudes, swing and slew rates of neighboring nets;
- test pattern design: how test patterns are designed and data extrapolated to calculate actual circuit patterns.
We will then show how actual calculations of failure-in-time rate for SoCs due to backend TDDB are done. From the calculations, we will show what the typical IPs are that suffer from this failure, and the associated design implications on how to minimize the risk.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.