Mr. Takeshi K. Goto Profile

Takeshi K. Goto

at Fujitsu Labs

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 17 May 2005 Paper

Advanced process control for deep sub-100nm gate fabrication

Takeshi Goto, Mitsugu Tajima, Fukashi Harada, Takaya Kato, Takahiro Yamazaki, Takao Taguchi

Proceedings Volume 5755, (2005) https://doi.org/10.1117/12.599284

KEYWORDS: Etching, Semiconducting wafers, Critical dimension metrology, Cadmium, Error analysis, Plasma etching, Process control, Reactive ion etching, Plasma, Process modeling

Read Abstract +

We developed advanced process control (APC); run-by-run model based process control (RbR MBPC) system for deep sub-100nm gate fabrication of CMOS logic ships, designed in order to achieve lot-to-lot variance of gate line width within ±1nm, using critical dimension measurement scanning electron microscope (CD-SEM). Using a lot-mean resist linewidth (pre-etch CD), gate etching plasma condition can be modified to control poly-silicon gate linewidth (post-etch CD) on target. Using etching shift amount of a pilot-wafer within a processing lot, model in the MBPC can be updated to avoid changes of the intercept of the model that is linear equation. The MBPC system was applied to deep sub-100nm gate fabrication and was tested using test lots of 73 to evaluate performance. At an initial lot-mean pre-etch CDs spread of 9.31 nm, the lot-mean post-etch CDs spread was reduced to range of 2.49 nm and its variance was 0.55 nm of 1σ. The range of the linear equation intercept was 8.12 nm and then the range of the prediction errors of feedback control was 2.26 nm, which is originated from both the 1st wafer effect of a pilot wafer of processing lot and measurement CD errors. We found that the prediction error is the largest in errors of the MBPC system. The prediction of model intercept is crucial in the MBPC system in order to achieve lot-to-lot variance of gate line width within ±1nm for gate etching fabrication.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years