The SRAM-based FPGAs are widely used in space imaging system because of their reprogramming advantages. However, designers must be concerned with the effect of single event upset(SEU) on FPGA configuration memory in the space application. To evaluate the performance of SRAM-based FPGA against SEU, simulating SEU fault injection test is a common method. This paper mainly studies the method of fault injection test and the structure of test platform. The data of CCD driving timing is flipped bit by bit on the test platform. And finally count the fault rate is 1.25%, then taking about 240ms to repair the fault.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.