Paper
18 August 2000 Yield-limiting NMOSFET gate depletion in a deep submicrometer CMOS process
Martin P. Karnett, Steven G. Qian, Todd Mitchell, Vijaya Subramaniam, Harlan Sur, Bradley J. Haby, Hunter B. Brugge
Author Affiliations +
Abstract
Bitmap and electrical microprobe techniques were employed to detect and isolate NMOS gate depletion within the SRAM cells of our 0.20micrometers Complementary Poly CMOS process. This gate depletion problem led to a 3X drop-off in device drive current and about a 300mV increase in threshold voltage. These shifts in device performance produced massive circuit failures within memory circuits and zero yield at wafer probe. Experiments were performed towards conclusively identifying and resolving this gate depletion failure mechanism. Several process modifications were implemented towards eliminating the NMOS gate depletion problem without compromising our margin against PMOS boron penetration. These process improvements led to dramatic increases in probe yield.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Martin P. Karnett, Steven G. Qian, Todd Mitchell, Vijaya Subramaniam, Harlan Sur, Bradley J. Haby, and Hunter B. Brugge "Yield-limiting NMOSFET gate depletion in a deep submicrometer CMOS process", Proc. SPIE 4181, Challenges in Process Integration and Device Technology, (18 August 2000); https://doi.org/10.1117/12.395729
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Oxides

Boron

Oxidation

Chlorine

Computing systems

Diffusion

Semiconducting wafers

RELATED CONTENT


Back to Top